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Sorting networks, VLSI complexity, optimal VLSI networks A VLSI implementation is given f o^t h e sorting network proposed by Ajtai, Komlos, and Szemeredi, which can be laid out in 0(n ) area and works in O(logn) time. This performance is optimal under the (synchronous) VLSI model of computation. for the area can be lowered to 0(n ).
To establish this claim we introduce the following top-down description of the layout of the AKS network. The layout could be analyzed as the assembly of suitable simpler building blocks, whose hierarchy is illustrated in Figure 1 Each of these building blocks will now be described in detail, in a top-down fashion. 
PM !3 H
